Learn to Design at MachXO2 Speed!

The MachXO2 family of programmable logic devices is optimized for low density applications, with an unprecedented mix of low cost, low power and high system integration. Now, with 10 new reference and demo designs, you can complete your design faster than ever.

MachXO2 Design Seminars

Attend a free seminar to learn about the new reference and demo designs for the Embedded Function Block, including hardened I2C and SPI interfaces and user Flash memory built into MachXO2 devices.

What will the seminar cover?

The seminar will include hands-on technical training and live hardware demonstrations on a variety of new MachXO2 enhancements, including:

  • Use of hardened I2C and SPI Ports and User Flash Memory (UFM)
  • Configuration of Mach XO2 through Sysconfig ports & WISHBONE Interface
  • Demonstration of Mach XO2 power saving features

What will the seminar include?

Who should attend?

Design engineers who want to learn more about how MachXO2 PLDs increase productivity utilizing the Embedded Function Block, including hardened I2C and SPI interfaces and user Flash memory.

How much does it cost?

The seminar is free.

Please Contact Me

MachXO2 Design Seminar

Complete the form and a Lattice Sales Representative will contact you to schedule your personalized seminar

By clicking the Request Seminar button, I acknowledge and agree that any Reference or Demonstration Design I receive at the seminar or a related event will be licensed to me under the terms of Latticeā€™s standard reference design license agreement and demonstration design license agreement respectively.

  •  
Lattice Semiconductor Corporation
Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation